




# Sierra Components, Inc.

2222 Park Place • Suite 3E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



**PIN/PAD FUNCTION:**

- |            |                     |
|------------|---------------------|
| 1. Input A | 9. Clear            |
| 2. Input B | 10. OE              |
| 3. QA      | 11. QF              |
| 4. QB      | 12. QG              |
| 5. QC      | 13. QH              |
| 6. QD      | 14. V <sub>cc</sub> |
| 7. GND     | 15.                 |
| 8. Clock   | 16.                 |

**Top Material:**  
**Backside Material:**  
**Bond Pad Size:**  
**Backside Potential:**  
**Mask Ref:**

**APPROVED BY: MG**

**DIE SIZE : 67 x 75 Mils**

**DATE: 4/10/13**

**MFG: Texas Instruments**

**THICKNESS:**

**P/N: 74LS164**